?E I 94Et:G>F >F >F ??TopRoute2Route3Route4Route5Route6Route7Route8 Route9 Route10 Route11 Route12 Route13Route14Route15BottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference22dxf34tDocu43bDocu[[Nets\\Busses]]Pins^^Symbols__Names``ValuesDescript SMDroundtBrelayAS2XXEX*X1*Ȝ2*p3*)4">">>>">\>>"3\>>\>xo"\>xoxo"3xo>">'"xo"\>>\>'"\>\>xo1X >NAME1X>VALUEZrcl@B3B*,k1*Ԕ21|CjJ(>NAME1|C(>VALUE";|C;"919d"|Cxx"pdp1";p1x"xpd {"9d|Cx z"91|C;y"8c"Ȝ("("("((F"""FKuBwB*X1*)216d(>NAME1TW.(>VALUE"3)"3X"jJVTy" z"4  {"4VT jJx"jJ"VT>VT"|C`O>VT">"|C>"`OzVT"`O|C`O"z"|C"4VTzVT"4z" jJ& & }h0207/7*,k1*Ԕ21Ȝ6(>NAME1,(>VALUE"3,kz "",y"FZ0z"rZ|F0{"r,|"x"3F"",Ȝ,"'Ȝ,"ZȜZ"PȜZ"B^'8c,"B^''"B^P8cZ"B^PP"r,8c,"rZ8cZ"3|F|"&3z "3Ԕ &3| K}V*d1*12"1VT1"VTdd"B^'B^P"'P"VT1B^'x"'1y"VTdB^P {"Pd z"3" " " <""<""3<1;(>NAME1ܒ(>VALUEdiodeG BB"`Odd"`Od`O1"1`O1"1d&dZ11~@(>NAME1ܒ(>VALUE*pA*9C"3p"39@a&`Oʙ&6f"2"''2"'2";"'""2solpad"CLSP10*+*MP"d d1d1(>NAME"1 1"1 , "1,"dZ"d Z "3,  "3Z2"3 "3 2 "3,"32 2"32 Z "321  >VALUElinearK}RTO92*d1*jJ2*131B^~@(>NAME1rd(>VALUE"*Cc"cQ"*Q"3"J", " Xg"3,  X"3Hcc"d"`"`d`"d`d.< /SSRS202S11.|$/R239.D[ /D11N4004.8c|/E+.8c /E-LSP10.3 /K1LSP10.Ď /K2LSP10.\K/C1100n.p/R1100.PS/R5100.\K/IC178L05./C2100n[N$1>> "8c|p!"p!p[N$4>>>"D[<"D[D[|"D[D[D[" D[D["8c M3N$5>>> "3<"3H$"3HPSH$"3HD[HPS"03 HD[ N$7>>>"330<0"3e30"3e\Ke"3e$e\K"3Ď|e$"3Ď Ď|u:=eR3>> "3#Ď\K"3#PS# CN$2> > >"D["D[p"D[\KD[> "$"|"dCN$3> >> "l\K\K\K"\K\K||"|||0"|0\K"N$6> >>""PS"PS|PS"|PS0"0<SIP Type SSR for Medium Power Control SHARP

Source: 168149-da-01-en-Solid_State_Relais_S_202_SE1_SE2.pdfC075-032X103CAPACITOR

grid 7.5 mm, outline 3.2 x 10.3 mm0414/15RESISTOR

type 0414, grid 15 mmRESISTOR

type 0207, grid 7.5 mmC025-025X050CAPACITOR

grid 2.5 mm, outline 2.5 x 5 mmDO41-10DIODE

diameter 2.54 mm, horizontal, grid 10.16 mmSOLDER PAD

drill 1.0 mmTO-92G defaultEAGLE Design Rules

Die Standard-Design-Rules sind so gewhlt, dass sie fr die meisten Anwendungen passen. Sollte ihre Platine besondere Anforderungen haben, treffen Sie die erforderlichen Einstellungen hier und speichern die Design Rules unter einem neuen Namen ab.(1*16)xV4' <????????   ??8c 2 dd^^^^^^^^^^^^^^^^:5% default!Ceͫ% !Ceͫ,h< % !Ceͫm% !Ceͫ.}% !Ceͫ% !Ceͫ0-% !Ceͫ!q% !Ceͫ